




Logic families

José M. Cámar

(checam@ubu.es)


V 1.0





Scale of integration

- According to the number of transistors (or logic gates) inside, integrated circuits split in several categories:
 - SSI (short scale integration): 3 – 30
 - MSI (medium scale integration): 30 – 300
 - LSI (large scale integration): 300 – 3.000
 - VLSI (very large scale integration) > 3.000
 - ULSI (ultra large scale integration) > 1.000.000
- Resolution (minimum feature in lithography) has incremented gradually:
 - Submicron technology: $L_{\min} \geq 0,35\mu\text{m}$
 - Deep submicron technology: $0,1\mu\text{m} \leq L_{\min} \leq 0,35\mu\text{m}$
 - Ultra deep submicron technology: $L_{\min} \leq 0,1\mu\text{m}$





Main parameters

- Supply voltage.
- Logic levels.
- Noise margin.
- Currents.
- Propagation delay.
- Fan-out.
- Power.
- Speed x power product.



Supply voltage

Supply voltage range that ensures the circuit functions properly.

Symbol	Parameter	Series	Min	Typ	Max	Unit
V_{CC}	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	


If $V_{CC} < \text{Min}$. The device may not work as expected.

If $V_{CC} > \text{Max}$. the device may deteriorate.

If $\text{Min.} < V_{CC} < \text{Max.}$ manufacturer guarantees proper performance.

Logic levels

Determine the voltage of logic “0” & “1”. These are not exact values but a range of them. Depend on supply voltage, especially in CMOS families that allow for a wide voltage span.






Noise margin

$$V_{NH} = V_{iH} - V_{oH}$$

$$V_{NL} = V_{iL} - V_{oL}$$




Currents

I_{iL} : maximum low level input current.

I_{iH} : maximum high level input current.

I_{oL} : maximum low level output current.

I_{oH} : maximum high level output current.




Currents are taken entering the IC by default.

Parameter	Test Conditions	Min	Nom	Max	Unit
I_{oH} : High Level Output current					mA
I_{oL} : Low Level Output current					mA
	Test Conditions	Min	Typ	Max	
I_{iH}	$V_{CC} = MAX\ V_I = 2.4\ V$			40	μA
I_{iL}	$V_{CC} = MAX\ V_I = 2.4\ V$			-1.6	mA



Propagation delay

$$t_{pd} = \frac{t_{PLH} + t_{PHL}}{2}$$



Parameter	From (Input)	To (Output)	Test Conditions	SN5404			Unit
				Min	Typ	Max	
t_{PLH}	A	Y	$R_L = 400\Omega$ $C_L = 15\text{pF}$		12	22	ns
t_{PHL}					8	15	



Fan out: number of analogous circuits that can be connected to the output.


Power: average consumption at high and low level.

Speed-power product: power in mW by the propagation delay in ns. Result is pJ. It is a meaningful reference in applications where both speed and power are important.

Technologies


Bipolar technologies

RTL
DTL
TTL
ECL



<http://youtu.be/prqVLhS-uy8>

<http://youtu.be/Sxh4Vqe0sB4>





http://youtu.be/_taAQ-viwRE



Technologies

MOS
Technologies


NMOS
PMOS
CMOS






TTL & CMOS

TTL NAND



CMOS NAND



<http://youtu.be/NHX-l-yHtDE>

<http://youtu.be/mnLFGk-tUtg>




BiCMOS

Combines:


- ❖ The speed of bipolar transistors.
- ❖ Low dissipation of CMOS.

Introduces more complexity.







Evolution of logic families



Texas Instruments Logic Guide 2014




Evolution (II)





Output stages


Totem pole: default output stage



<http://youtu.be/WqRMhfSYI1I>

Output stages (II)

Open collector/drain




http://youtu.be/eIRzfj2IX_E

Requires an external pull-up resistor.
Makes OR-wired configuration possible.



Output stages (III)

Tri-state



<http://youtu.be/iwjR9Kzt0cM>

Provides an enable input.

Makes switching off (at high impedance) the output possible.



References

- <http://diranieh.com/Electrenicas/DigitalAnalog.htm>
- http://people.seas.harvard.edu/~jones/es154/lectures/lecture_7/lecture_7.html
- Texas Instruments Logic Guide: www.ti.com/logic