Universidad de Burgos RIUBU Principal Default Universidad de Burgos RIUBU Principal Default
  • español
  • English
  • français
  • Deutsch
  • português (Brasil)
  • italiano
Universidad de Burgos RIUBU Principal Default
  • Ayuda
  • Contactez-nous
  • Faire parvenir un commentaire
  • Acceso abierto
    • Archivar en RIUBU
    • Acuerdos editoriales para la publicación en acceso abierto
    • Controla tus derechos, facilita el acceso abierto
    • Sobre el acceso abierto y la UBU
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    • español
    • English
    • français
    • Deutsch
    • português (Brasil)
    • italiano
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Parcourir

    Tout RIUBUCommunautés & CollectionsPar date de publicationAuteursTitresSujetsCette collectionPar date de publicationAuteursTitresSujets

    Mon compte

    Ouvrir une sessionS'inscrire

    Statistiques

    Statistiques d'usage de visualisation

    Compartir

    Voir le document 
    •   Accueil de RIUBU
    • E-Prints
    • Untitled
    • Untitled
    • Artículos SWIFT
    • Voir le document
    •   Accueil de RIUBU
    • E-Prints
    • Untitled
    • Untitled
    • Artículos SWIFT
    • Voir le document

    Por favor, use este identificador para citar o enlazar este ítem: https://hdl.handle.net/10259/10838

    Título
    Soft fault diagnosis in analog electronic circuits using supervised machine learning
    Autor
    Dieste Velasco, Mª IsabelAutoridad UBU Orcid
    Publicado en
    Integration. 2025, V. 104, 102482
    Editorial
    Elsevier
    Fecha de publicación
    2025-09
    ISSN
    0167-9260
    DOI
    10.1016/j.vlsi.2025.102482
    Résumé
    Analog circuits are commonly used in a wide range of industrial applications, and their assessment is of great importance to ensure proper functionality and prevent faults. However, this task is not as fully developed and is significantly less advanced compared to the assessment of digital circuits, as soft faults are particularly difficult to detect in analog circuits. This study addresses the application of supervised classification techniques for the detection and classification of soft faults in analog circuits. A feature extraction methodology is proposed based on voltage measurements at key circuit points and across different frequencies, enabling precise characterization of system behavior. From this feature, a benchmark employing different machine learning methods was used. The evaluated classifiers include k-Nearest Neighbors (KNN), Naïve Bayes (NB), Discriminant Analysis Classifier (DAC), Classification Decision Tree (CDT), Random Forest (RF), Support Vector Machines (SVM) and Artificial Neural Networks (ANN). Each model was optimized through hyperparameter tuning and validated using cross-validation techniques. The results indicate that ANN and SVM achieved the best performance, attaining an accuracy of 97.92 % and 97.22 % on test data, with a global Matthews Correlation Coefficient (MCC) of 97.76 % and 97.01 %, respectively. Although RF obtained the highest training accuracy (99.39 %), its performance significantly dropped during testing (93.06 %, MCC of 92.52 %), indicating overfitting. Additionally, models such as KNN and DAC demonstrated solid performance, whereas NB and CDT were the least effective. These findings highlight the importance of carefully selecting both the feature set and the classification model for fault detection in electronic circuits. A Sallen-Key band-pass filter was used as the circuit under test (CUT), as soft fault classification in this type of circuit is particularly challenging. This study demonstrates that it is possible to accurately predict faults in circuits similar to the one analyzed.
    Palabras clave
    Soft fault diagnosis
    Fault classification
    Machine-learning
    Electronic circuits
    Materia
    Electrónica analógica
    Analog electronic systems
    URI
    https://hdl.handle.net/10259/10838
    Versión del editor
    https://doi.org/10.1016/j.vlsi.2025.102482
    Aparece en las colecciones
    • Artículos SWIFT
    Attribution-NonCommercial-NoDerivatives 4.0 Internacional
    Documento(s) sujeto(s) a una licencia Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 Internacional
    Fichier(s) constituant ce document
    Nombre:
    Dieste-integration_2025.pdf
    Tamaño:
    9.778Mo
    Formato:
    Adobe PDF
    Thumbnail
    Voir/Ouvrir

    Métricas

    Citas

    Ver estadísticas de uso

    Exportar

    RISMendeleyRefworksZotero
    • edm
    • marc
    • xoai
    • qdc
    • ore
    • ese
    • dim
    • uketd_dc
    • oai_dc
    • etdms
    • rdf
    • mods
    • mets
    • didl
    • premis
    Afficher la notice complète

    Universidad de Burgos

    Powered by MIT's. DSpace software, Version 5.10